

**S-series 14.0" Popeye & 15.6" Pebble**

**UMA/DIS Muxless Schematic**

**AMD TRINITY APU FS1r2**

**Thames Pro M2 package**

**FCH HUDSON M3**

**REV:1**

**2012-02-24**

<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A4

Document Number

**S series Popeye & Pebble**

Rev  
**SA**


Date: Monday, March 12, 2012

Sheet 1 of 103

**<http://vinafix.vn>**

vinafix

# S-series Popeye Block Diagram (Muxless)



### S5+ feature

	S0	S3	S5(AC)	S5(DC)		
3D3V_AUX_S5	X	X	X	X	Used	EC
5V_AUX_S5	X	X	X	X	Used	Not used
15V_S5	X	X	X			
5V_S5	X	X	X			
3D3V_S5	X	X	X			
1D1V_S5	X	X	X			
1D5V_S3	X	X				
1D2V_S0	X					
2D5V_S0	X					
0D75V_S0	X					
APU_VDD	X					
APU_VDDNB	X					
5V_S0	X					
3D3V_S0	X					
1D5V_S0	X					
1D1V_S0	X					
3D3V_VGA_S0	X					
VGA_CORE	X					
1V_VGA_S0	X					
1D5V_VGA_S0	X					
1D8V_VGA_S0	X					

### USB Table

USB2.0	
Pair	Device
0	USB 2.0 PORT 0 (Right side DB)
1	NA
2	WLAN (WLAN / BT COMBO)
3	USB 2.0 PORT 3 (Right side DB)
4	Camera
5	NA
6	NA
7	NA
8	NA
9	NA
10	NA
11	NA
12	USB 2.0 PORT 12 ( USB3.0 CONN)
13	USB 2.0 PORT 13 ( USB3.0 CONN)
14	NA
15	FINGER PRINTER

USB3.0	
Pair	Device
0	NA
1	NA
2	USB 3.0 PORT 2
3	USB 3.0 PORT 3

### PCIe Routing


	APU PCIE
LANE0	LAN
LANE1	CardReader
LANE2	NA
LANE3	WLAN

	FCH PCIE
LANE0	NA
LANE1	NA
LANE2	NA
LANE3	NA

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Table of Content</b>			
Size A3	Document Number <b>S series Popeye &amp; Pebble</b>	Rev <b>SA</b>	
Date: Monday, March 12, 2012	Sheet 3	of 103	

# 20110713 change to 16 lanes



APU1A 1 OF 6

MEMORY CHANNEL A


FS1R2

MA_ADD0	E13	MA_DATA0	F13	MA_DATA0	F13
MA_ADD1	J13	MA_DATA1	H15	MA_DATA1	H15
MA_ADD2	J15	MA_DATA2	H15	MA_DATA2	H15
MA_ADD3	J15	MA_DATA3	H15	MA_DATA3	H15
MA_ADD4	N24	MA_DATA4	H13	MA_DATA4	H13
MA_ADD5	N24	MA_DATA5	F13	MA_DATA5	F13
MA_ADD6	N24	MA_DATA6	F15	MA_DATA6	F15
MA_ADD7	N21	MA_DATA7	F15	MA_DATA7	F15
MA_ADD8	M21	MA_DATA8	H17	MA_DATA8	H17
MA_ADD9	U23	MA_DATA9	F17	MA_DATA9	F17
MA_ADD10	M22	MA_DATA10	E19	MA_DATA10	E19
MA_ADD11	L24	MA_DATA11	G18	MA_DATA11	G18
MA_ADD12	AA25	MA_DATA12	H16	MA_DATA12	H16
MA_ADD13	L21	MA_DATA13	H19	MA_DATA13	H19
MA_ADD14	L20	MA_DATA14	F19	MA_DATA14	F19
MA_ADD15	U24	MA_DATA15	H20	MA_DATA15	H20
MA_BANK0	U21	MA_BANK0	F21	MA_BANK0	F21
MA_BANK1	L23	MA_BANK1	J23	MA_BANK1	J23
MA_BANK2	E14	MA_BANK2	H23	MA_BANK2	H23
MA_DM0	J17	MA_DM0	G20	MA_DM0	G20
MA_DM1	E21	MA_DM1	E20	MA_DM1	E20
MA_DM2	F25	MA_DM2	G22	MA_DM2	G22
MA_DM3	AD27	MA_DM3	H22	MA_DM3	H22
MA_DM4	AC23	MA_DM4	G24	MA_DM4	G24
MA_DM5	AC15	MA_DM5	E25	MA_DM5	E25
MA_DM6	AC15	MA_DM6	G27	MA_DM6	G27
MA_DM7	AC15	MA_DM7	G26	MA_DM7	G26
MA_DQS_H0	G14	MA_DQS_H0	F23	MA_DQS_H0	F23
MA_DQS_L0	G14	MA_DQS_L0	H24	MA_DQS_L0	H24
MA_DQS_H1	H18	MA_DQS_H1	E28	MA_DQS_H1	E28
MA_DQS_L1	J21	MA_DQS_L1	F27	MA_DQS_L1	F27
MA_DQS_H2	H21	MA_DQS_H2	AB28	MA_DQS_H2	AB28
MA_DQS_L2	E27	MA_DQS_L2	AC27	MA_DQS_L2	AC27
MA_DQS_H3	E26	MA_DQS_H3	AD25	MA_DQS_H3	AD25
MA_DQS_L3	AE26	MA_DQS_L3	AA24	MA_DQS_L3	AA24
MA_DQS_H4	AD26	MA_DQS_H4	AE28	MA_DQS_H4	AE28
MA_DQS_L4	AA22	MA_DQS_L4	AD28	MA_DQS_L4	AD28
MA_DQS_H5	AA22	MA_DQS_H5	AB26	MA_DQS_H5	AB26
MA_DQS_L5	AB18	MA_DQS_L5	AC25	MA_DQS_L5	AC25
MA_DQS_H6	AA18	MA_DQS_H6	Y23	MA_DQS_H6	Y23
MA_DQS_L6	AA14	MA_DQS_L6	AA23	MA_DQS_L6	AA23
MA_DQS_H7	AA15	MA_DQS_H7	Y21	MA_DQS_H7	Y21
MA_DQS_L7	AA15	MA_DQS_L7	AA20	MA_DQS_L7	AA20
MA_CLK_H0	T21	MA_CLK_H0	AB24	MA_CLK_H0	AB24
MA_CLK_L0	T22	MA_CLK_L0	AD24	MA_CLK_L0	AD24
MA_CLK_H1	R23	MA_CLK_H1	AA21	MA_CLK_H1	AA21
MA_CLK_L1	R24	MA_CLK_L1	AC21	MA_CLK_L1	AC21
MA_CKE0	H28	MA_CKE0	AA19	MA_CKE0	AA19
MA_CKE1	H27	MA_CKE1	AC19	MA_CKE1	AC19
MA_ODT0	Y25	MA_ODT0	AC17	MA_ODT0	AC17
MA_ODT1	AA27	MA_ODT1	MA_DATA50	MA_ODT1	MA_DATA50
MA_CS#0	V22	MA_CS#0	MA_DATA51	MA_CS#0	MA_DATA51
MA_CS#1	AA26	MA_CS#1	MA_DATA52	MA_CS#1	MA_DATA52
MA_RAS#	W21	MA_RAS#	MA_DATA53	MA_RAS#	MA_DATA53
MA_CAS#	W24	MA_CAS#	MA_DATA54	MA_CAS#	MA_DATA54
MA_WE#	W23	MA_WE#	MA_DATA55	MA_WE#	MA_DATA55
MA_RST#	H25	MA_RST#	MA_DATA56	MA_RST#	MA_DATA56
MA_EVENT#	T24	MA_EVENT#	MA_DATA57	MA_EVENT#	MA_DATA57
M_VREF	W20	M_VREF	MA_DATA58	M_VREF	MA_DATA58
M_ZVDDIO	W21	M_ZVDDIO	MA_DATA59	M_ZVDDIO	MA_DATA59
			MA_DATA60		MA_DATA60
			MA_DATA61		MA_DATA61
			MA_DATA62		MA_DATA62
			MA_DATA63		MA_DATA63

FS1R2

20110110

2ND = 62.10055.631  
3RD = 62.10055.481



APU1B 2 OF 6

MEMORY CHANNEL B


FS1R2

MB_ADD0	T27	MB_DATA0	A14	MB_DATA0	A14
MB_ADD1	P24	MB_DATA1	B14	MB_DATA1	B14
MB_ADD2	P25	MB_DATA2	D16	MB_DATA2	D16
MB_ADD3	N27	MB_DATA3	E16	MB_DATA3	E16
MB_ADD4	N26	MB_DATA4	B13	MB_DATA4	B13
MB_ADD5	M28	MB_DATA5	C13	MB_DATA5	C13
MB_ADD6	M27	MB_DATA6	B16	MB_DATA6	B16
MB_ADD7	M24	MB_DATA7	A16	MB_DATA7	A16
MB_ADD8	M25	MB_DATA8	C17	MB_DATA8	C17
MB_ADD9	L26	MB_DATA9	B18	MB_DATA9	B18
MB_ADD10	U26	MB_DATA10	B20	MB_DATA10	B20
MB_ADD11	L27	MB_DATA11	A20	MB_DATA11	A20
MB_ADD12	K27	MB_DATA12	E17	MB_DATA12	E17
MB_ADD13	K25	MB_DATA13	B17	MB_DATA13	B17
MB_ADD14	K24	MB_DATA14	B19	MB_DATA14	B19
MB_ADD15	U27	MB_DATA15	C19	MB_DATA15	C19
MB_BANK0	T28	MB_BANK0	C21	MB_BANK0	C21
MB_BANK1	K28	MB_BANK1	C23	MB_BANK1	C23
MB_BANK2	D14	MB_BANK2	A24	MB_BANK2	A24
MB_DM0	A18	MB_DM0	D20	MB_DM0	D20
MB_DM1	A22	MB_DM1	B21	MB_DM1	B21
MB_DM2	C25	MB_DM2	E23	MB_DM2	E23
MB_DM3	AF25	MB_DM3	B23	MB_DM3	B23
MB_DM4	AG22	MB_DM4	E24	MB_DM4	E24
MB_DM5	AH18	MB_DM5	B25	MB_DM5	B25
MB_DM6	AD14	MB_DM6	B27	MB_DM6	B27
MB_DM7	C15	MB_DM7	D28	MB_DM7	D28
MB_DQS_H0	B15	MB_DQS_H0	B24	MB_DQS_H0	B24
MB_DQS_L0	F18	MB_DQS_L0	D24	MB_DQS_L0	D24
MB_DQS_H1	D18	MB_DQS_H1	D26	MB_DQS_H1	D26
MB_DQS_L1	E22	MB_DQS_L1	C27	MB_DQS_L1	C27
MB_DQS_H2	D22	MB_DQS_H2	AG26	MB_DQS_H2	AG26
MB_DQS_L2	B26	MB_DQS_L2	AH26	MB_DQS_L2	AH26
MB_DQS_H3	A26	MB_DQS_H3	AF23	MB_DQS_H3	AF23
MB_DQS_L3	AG24	MB_DQS_L3	AG23	MB_DQS_L3	AG23
MB_DQS_H4	AG25	MB_DQS_H4	AG27	MB_DQS_H4	AG27
MB_DQS_L4	AG21	MB_DQS_L4	AF27	MB_DQS_L4	AF27
MB_DQS_H5	AF21	MB_DQS_H5	AH24	MB_DQS_H5	AH24
MB_DQS_L5	AG17	MB_DQS_L5	AE24	MB_DQS_L5	AE24
MB_DQS_H6	AG18	MB_DQS_H6	AE22	MB_DQS_H6	AE22
MB_DQS_L6	AH14	MB_DQS_L6	AH22	MB_DQS_L6	AH22
MB_DQS_H7	AG14	MB_DQS_H7	AE20	MB_DQS_H7	AE20
MB_DQS_L7	AG14	MB_DQS_L7	AH20	MB_DQS_L7	AH20
MB_CLK_H0	R26	MB_CLK_H0	AD23	MB_CLK_H0	AD23
MB_CLK_L0	R27	MB_CLK_L0	AD22	MB_CLK_L0	AD22
MB_CLK_H1	P27	MB_CLK_H1	AD21	MB_CLK_H1	AD21
MB_CLK_L1	P28	MB_CLK_L1	AD20	MB_CLK_L1	AD20
MB_CKE0	J26	MB_CKE0	AF19	MB_CKE0	AF19
MB_CKE1	J27	MB_CKE1	AE18	MB_CKE1	AE18
MB_ODT0	W27	MB_ODT0	AE16	MB_ODT0	AE16
MB_ODT1	Y28	MB_ODT1	AH16	MB_ODT1	AH16
MB_CS#0	V25	MB_CS#0	AG20	MB_CS#0	AG20
MB_CS#1	V27	MB_CS#1	AG19	MB_CS#1	AG19
MB_RAS#	V24	MB_RAS#	AF17	MB_RAS#	AF17
MB_CAS#	V27	MB_CAS#	AD16	MB_CAS#	AD16
MB_WE#	V28	MB_WE#	AG15	MB_WE#	AG15
MB_RST#	J25	MB_RST#	AD15	MB_RST#	AD15
MB_EVENT#	T28	MB_EVENT#	AG13	MB_EVENT#	AG13
			AD13		AD13
			AG16		AG16
			AF15		AF15
			AE14		AE14
			AF13		AF13

FS1R2

3RD = 62.10055.481

2ND = 62.10055.631




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			APU DDR(2/5)		
Size	A3	Document Number	S series Popeye & Pebble		Rev
Date:	Monday, March 12, 2012	Sheet	5	of	103






**DECOUPLING BETWEEN PROCESSOR AND DIMMS  
ACROSS VDDIO AND VSS SPLIT**

<http://vinafix.vn>









vinafix

<http://vinafix.vn>

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>S series Popeye &amp; Pebble</b>		<b>SA</b>
Date:	Monday, March 12, 2012	Sheet 10 of	103



vinafix

http://vinafix.vn

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet	11 of 103

**<http://vinafix.vn>**



vinafix

http://vinafix.vn

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet	13 of 103

vinafix

SSID = MEMORY

DIMM3

5 M_A_A0	98	A0	NP1
5 M_A_A1	97	A1	NP2
5 M_A_A2	96	A2	
5 M_A_A3	95	A3	RAS#
5 M_A_A4	92	A4	WE#
5 M_A_A5	91	A5	CAS#
5 M_A_A6	90	A6	
5 M_A_A7	86	A7	CS0#
5 M_A_A8	85	A8	CS1#
5 M_A_A9	107	A9	CKE0
5 M_A_A10	84	A10/AP	CKE1
5 M_A_A11	83	A11	
5 M_A_A12	119	A12	CK0
5 M_A_A13	80	A13	CK0#
5 M_A_A14	78	A14	
5 M_A_A15	79	A15	CK1
5 M_A_BS2		A16/BA2	CK1#
5 M_A_BS0	109	BA0	
5 M_A_BS1	108	BA1	
5 M_A_DQ0	5	DQ0	DM0
5 M_A_DQ1	7	DQ1	DM1
5 M_A_DQ2	15	DQ2	DM2
5 M_A_DQ3	17	DQ3	DM3
5 M_A_DQ4	4	DQ4	DM4
5 M_A_DQ5	16	DQ5	DM5
5 M_A_DQ6	15	DQ6	DM6
5 M_A_DQ7	18	DQ7	DM7
5 M_A_DQ8	21	DQ8	
5 M_A_DQ9	33	DQ9	SDA
5 M_A_DQ10	35	DQ10	SCL
5 M_A_DQ11	22	DQ11	
5 M_A_DQ12	24	DQ12	EVENT#
5 M_A_DQ13	34	DQ13	VDDSPD
5 M_A_DQ14	36	DQ14	SA0
5 M_A_DQ15	39	DQ15	SA1
5 M_A_DQ16	41	DQ16	
5 M_A_DQ17	51	DQ17	NC#1
5 M_A_DQ18	53	DQ18	NC#2
5 M_A_DQ19	40	DQ19	NC#/TEST
5 M_A_DQ20	50	DQ20	VDD1
5 M_A_DQ21	52	DQ21	VDD2
5 M_A_DQ22	57	DQ22	VDD3
5 M_A_DQ23	59	DQ23	VDD4
5 M_A_DQ24	67	DQ24	VDD5
5 M_A_DQ25	69	DQ25	VDD6
5 M_A_DQ26	68	DQ26	VDD7
5 M_A_DQ27	70	DQ27	VDD8
5 M_A_DQ28	72	DQ28	VDD9
5 M_A_DQ29	73	DQ29	VDD10
5 M_A_DQ30	74	DQ30	VDD11
5 M_A_DQ31	75	DQ31	VDD12
5 M_A_DQ32	76	DQ32	VDD13
5 M_A_DQ33	77	DQ33	VDD14
5 M_A_DQ34	78	DQ34	VDD15
5 M_A_DQ35	79	DQ35	VDD16
5 M_A_DQ36	80	DQ36	VDD17
5 M_A_DQ37	81	DQ37	VDD18
5 M_A_DQ38	82	DQ38	
5 M_A_DQ39	83	DQ39	VSS
5 M_A_DQ40	84	DQ40	VSS
5 M_A_DQ41	85	DQ41	VSS
5 M_A_DQ42	86	DQ42	VSS
5 M_A_DQ43	87	DQ43	VSS
5 M_A_DQ44	88	DQ44	VSS
5 M_A_DQ45	89	DQ45	VSS
5 M_A_DQ46	90	DQ46	VSS
5 M_A_DQ47	91	DQ47	VSS
5 M_A_DQ48	92	DQ48	VSS
5 M_A_DQ49	93	DQ49	VSS
5 M_A_DQ50	94	DQ50	VSS
5 M_A_DQ51	95	DQ51	VSS
5 M_A_DQ52	96	DQ52	VSS
5 M_A_DQ53	97	DQ53	VSS
5 M_A_DQ54	98	DQ54	VSS
5 M_A_DQ55	99	DQ55	VSS
5 M_A_DQ56	100	DQ56	VSS
5 M_A_DQ57	101	DQ57	VSS
5 M_A_DQ58	102	DQ58	VSS
5 M_A_DQ59	103	DQ59	VSS
5 M_A_DQ60	104	DQ60	VSS
5 M_A_DQ61	105	DQ61	VSS
5 M_A_DQ62	106	DQ62	VSS
5 M_A_DQ63	107	DQ63	VSS
5 M_A_DQS#0	108	DQS#0	VSS
5 M_A_DQS#1	109	DQS#1	VSS
5 M_A_DQS#2	110	DQS#2	VSS
5 M_A_DQS#3	111	DQS#3	VSS
5 M_A_DQS#4	112	DQS#4	VSS
5 M_A_DQS#5	113	DQS#5	VSS
5 M_A_DQS#6	114	DQS#6	VSS
5 M_A_DQS#7	115	DQS#7	VSS
5 M_A_DQS0	116	DQS0	VSS
5 M_A_DQS1	117	DQS1	VSS
5 M_A_DQS2	118	DQS2	VSS
5 M_A_DQS3	119	DQS3	VSS
5 M_A_DQS4	120	DQS4	VSS
5 M_A_DQS5	121	DQS5	VSS
5 M_A_DQS6	122	DQS6	VSS
5 M_A_DQS7	123	DQS7	VSS
5 M_A_DIM0_ODT0	124	ODT0	VSS
5 M_A_DIM0_ODT1	125	ODT1	VSS
DDR_VREF_CA_S3	126	VREF_CA	VSS
DDR_VREF_DQ_S3	127	VREF_DQ	VSS
5,97 M_A_RST#	128	RESET#	VSS
0D75V_S0	129	VTT1	VSS
	130	VTT2	VSS

110	M_A_RAS#	5
113	M_A_WE#	5
115	M_A_CAS#	5
114	M_A_DIM0_CS#0	5
121	M_A_DIM0_CS#1	5
73	M_A_DIM0_CKE0	5
74	M_A_DIM0_CKE1	5
101	M_A_DIM0_CLK_DDR0	5
103	M_A_DIM0_CLK_DDR#0	5
102	M_A_DIM0_CLK_DDR1	5
104	M_A_DIM0_CLK_DDR#1	5
11	M_A_DM0	5
28	M_A_DM1	5
46	M_A_DM2	5
63	M_A_DM3	5
136	M_A_DM4	5
153	M_A_DM5	5
170	M_A_DM6	5
187	M_A_DM7	5
200	FCH_SMB0_DATA	15,18,31,65
202	FCH_SMB0_CLK	15,18,31,65
198	M_A_EVENT#_R	1
199	VDDSPD	
197	SA0	
201	SA1	
77	NC#1	
122	NC#2	
125	NC#/TEST	
75	VDD1	
76	VDD2	
81	VDD3	
82	VDD4	
87	VDD5	
88	VDD6	
93	VDD7	
94	VDD8	
99	VDD9	
100	VDD10	
105	VDD11	
106	VDD12	
111	VDD13	
112	VDD14	
117	VDD15	
118	VDD16	
123	VDD17	
124	VDD18	
2	VSS	
3	VSS	
8	VSS	
9	VSS	
13	VSS	
14	VSS	
19	VSS	
20	VSS	
25	VSS	
26	VSS	
31	VSS	
32	VSS	
37	VSS	
38	VSS	
43	VSS	
44	VSS	
48	VSS	
49	VSS	
54	VSS	
55	VSS	
60	VSS	
61	VSS	
65	VSS	
66	VSS	
71	VSS	
72	VSS	
127	VSS	
128	VSS	
133	VSS	
134	VSS	
138	VSS	
139	VSS	
144	VSS	
145	VSS	
150	VSS	
151	VSS	
155	VSS	
156	VSS	
161	VSS	
162	VSS	
167	VSS	
168	VSS	
172	VSS	
173	VSS	
178	VSS	
179	VSS	
184	VSS	
185	VSS	
189	VSS	
190	VSS	
195	VSS	
196	VSS	
205	VSS	
206	VSS	

DIMM3

DDR3-204P-124-GP

62.10024.D11

2ND = 62.10017.U11

3RD = 62.10024.H21



4TH = 62.10033.S3

H=9.2mm

20111007 need use BOM control to  
change P/N to 62.10024.J21

<http://vinafix.vn>




Layout note: Place these Caps closed So-Dimm1



<Variant Name>

Title		Wistron Corporation	
Size		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Document Number		DDR3 SO-DIMM1	
Customer		S series Popeye & Pebble SA	
Date:	Monday, March 12, 2012	Sheet	14 of 103


Layout note: Place these Caps closed So-Dimm1



follow SS11







71.HUDM2.M01

RTC2

PWR  
GND  
NP1  
NP2

+RTC\_VCC

+5V VCC

1K R1720


100nF C1716

100nF C1717

BAT-AAA-BAT-004-P04-GP-UT

62.70001.061








SSID = S.B

## REQUIRED STRAPS

20110707




## REQUIRED SYSTEM STRAPS

	LPC_RESET# PCH GPIO199	PCI_CLK1	RTC_CLK	CLK_PCI_KBC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

No Fusion Config, Strap Not needed, but reserve

<Variant Name>





vinafix

http://vinafix.vn

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet	23 of 103

	A	B	C	D	E
4					
3					
2					
1					


<Variant Name>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number		Rev
	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet 24 of	103






[vinafix](http://vinafix.vn)

<http://vinafix.vn>

<Variant Name>			
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A3	Document Number <b>S series Popeye &amp; Pebble</b>		Rev <b>SA</b>
Date: Monday, March 12, 2012	Sheet E	25 of	103

**<http://vinafix.vn>**




## 4 WIRE PWM Fan Control circuit

FAN PWM LEVEL = 5V

20mil

NAND gate



KBC control signal is LOW, Fan ON




A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

5V_S0_FAN	1	AFTP2801	AFTP14P-GP
FAN_PWM_Y	1	AFTP2802	AFTP14P-GP
TACH_FAN_IN C	1	AFTP2803	AFTP14P-GP
GND	1	AFTP2804	AFTP14P-GP

cap closed to Q2801




## Thermal IC Control circuit



90 ° C

## T8 H/W Shutdown Control circuit




Degree	Rset
95	25.5K
90	22.1K
85	18.7K


<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
Thermal G781 / FAN			
Size	Document Number	Rev	SA
A3	S series Popeye & Pebble	SA	
Date:	Monday, March 12, 2012	Sheet 28	of 103

Serial = AUDIO





0622-2 SA Change to ADUIO BOARD page3

<Variant Name>			
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>External MIC Pre-Amp</b>			
Size A3	Document Number		Rev SA
Date: Monday, March 12, 2012		Sheet 30 of 103	

vinafix



# Audio Board +Touch Pad Connector

## HeadPhone OUT


0621 SA Change to ADUIO BOARD page4

## Jack Detect

0621 SA Change to ADUIO BOARD page4



## Speaker Connector



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO Connector	
Size	Document Number	S series Popeye & Pebble		Rev
A3				SA
Date:	Monday, March 12, 2012	Sheet	31	of 103

<http://vinafix.vn>

# CardReader JMicron JMB709



0622-2 SA Change to ADUIO BOARD page1


<Variant Name>			
<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Card Reader-JMB 709</b>			
Size	Document Number	<b>S series Popeye &amp; Pebble</b>	Rev <b>SA</b>
Date:	Monday, March 12, 2012	Sheet 32 of	103



**<http://vinafix.vn>**

# LAN CHIP-RTL8111E



## USE EFuse No ASF




## LanChip Power

+3.3V\_LAN\_S5 Rising time  
(10%~90%)  
Spec >1ms and <100ms



40 mils (average 100mA)



## Regout power plane(1D05V)




## 20110717 follow Police???




Using Efuse  
Without ASF

## 25MHz. Crystal




KBC Reserved Pin  
Isolate# => Low , Isolate LanChip  
GPO => EFuse Strap Pin

## Isolate Strap Pin




60 mils (average 300mA)



Put 4D7U L + 22U cap near pin36 <200mils  
(2nd = 78.22610.81L)


## Regout Switch






**vinafix**

Wired LED for connectivity and Amber LED for activity located on RJ-45 connector

close to XF3501



# RJ45 Connector



- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat, except RJ-45 moat.

<http://vinafix.vn>

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **LAN RJ45**

Size: A3 Document Number: **S series Popeye & Pebble** Rev: SA

Date: Monday, March 12, 2012 Sheet 35 of 103

# Run Power

5V\_S5 to 5V\_S0 Transfer  
 3D3V\_S5 to 3D3V\_S0 Transfer  
 1D5V\_S3 to 1D5V\_S0 Transfer  
 1D1V\_S5 to 1D1V\_S0 Transfer



<Variant Name>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**

Size: A3	Document Number: S series Popeye & Pebble	Rev: SA
Date: Monday, March 12, 2012	Sheet: 36 of 103	

vinafix

POK



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**POK**

Size  
A3

Document Number


**S series Popeye & Pebble**

Rev  
SA

Date: Monday, March 12, 2012

Sheet 37 of 103

<http://vinafix.vn>




# ADP OCP

20110711 delete


For layout:  
C3808 close to DCIN1  
R3801, C3809 close to U2701


<http://vinafix.vn>

Title			
ADP OCP			
Size	Document Number	Rev	SA
A3	S series Popeye & Pebble		
Date:	Monday, March 12, 2012	Sheet	38 of 103




BT+	1	AFTP3901	AFTE14P-GP
BT+	1	AFTP3902	AFTE14P-GP
AB1A_DATA_R	1	AFTP3903	AFTE14P-GP
AB1A_CLK_R	1	AFTP3904	AFTE14P-GP
MAIN_BAT_DET# C	1	AFTP3905	AFTE14P-GP
OCP_MAIN# C	1	AFTP3906	AFTE14P-GP
GND	1	AFTP3907	AFTE14P-GP
GND	1	AFTP3908	AFTE14P-GP












**vinatik**







[vinafix](http://vinafix.vn)

<http://vinafix.vn>

<Variant Name>		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A3	S series Popeye & Pebble	SA
Date: Monday, March 12, 2012	Sheet 44 of 103	


## TPS51211 for 1D1V

**TPS51211 for 1D2V**


**<http://vinafix.vn>**



**<http://vinafix.vn>**



## APL5930 for 2D5V\_S0



<Variant Name>

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**APL5930 2D5V**

Size  
A3

Document Number




**S series Popeye & Pebble**

Rev  
SA


Date: Monday, March 12, 2012

Sheet 48 of 103







### CAMERA



### LCD POWER CIRCUIT




### LED BACKLIGHT CONVERTER POWER






**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

# CRT Connector






FCH RGB to first R is 37.5 ohm with in 500 mil  
First R to second R is 50 ohm  
Second R to filter is 75 ohm(>50 ohm) to connector  
Final CAP side to connector with 200 mil  
ESD part to connector with 300 mil,width is 20mil



## DDC&HSYNC&VSYNC



<http://vinafix.vn>




**Routing Guidelines:**  
CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).  
The total delay on CTRLDATA should be longer than CTRLCLK.


<http://vinafix.vn>




<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
(Reserved)			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet 52 of	103



**<http://vinafix.vn>**



If we use the re-Driver, the R5519~5522 should be 0.01u cap.  
Install HDD\_RD  
DUMMY HDD\_NO\_RD



### Configuration Table - Output Emphasis/Swing Setting

A_EM/B_EM	3 Gb/s	6 Gb/s
0	500mV pp	600mV pp
1	500mV pp + 3dB	600mV pp + 1.5dB

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

## SATA re-driver

Size  
A3

Document Number
-----------------



### S series Popeye & Pebble

Rev	SA
-----	----


Date: Monday, March 12, 2012

Sheet 55 of 103

# HDD Connector



# ODD Connector



<http://vinafix.vn>

<Variant Name>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	HDD/ODD
Size	Document Number
A3	S series Popeye & Pebble SA
Date:	Monday, March 12, 2012
Sheet	56 of 103








[vinafix](http://vinafix.vn)

<http://vinafix.vn>

<Variant Name>				
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
<b>(Reserved)</b>				
Size	Document Number			Rev
A3	<b>S series Popeye &amp; Pebble</b>			<b>SA</b>
Date:	Monday, March 12, 2012		Sheet	58 of 103




(Blanking)

<Variant Name>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number		Rev SA
S series Popeye & Pebble			
Date:	Monday, March 12, 2012	Sheet	59 of 103





### ***Right Side USB 2.0 Connector***



USB 2.0 PORT 0 (Right side DB)



USB 2.0 PORT 3 (Right side DB)




## USB POWER




<Variant Name>

# Left Side USB 3.0 Connector





USB2 & 3 need to confirm???



Ultra Low Capacitance TVS Arrays  
(Pin5,6,7,8 No Internal Connection)

Ultra Low Capacitance TVS Arrays  
(Pin5,6,7,8 No Internal Connection)



## USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+


0622-2 SA

0706 SA Delete Test point

## USB POWER

0622-2 SA

0706 SA



<Variant Name>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB3.0

Size A3

Document Number

S series Popeye & Pebble SA

Date: Monday, March 12, 2012

Sheet 62 of 103




http://vinafix.vn



vinafix


http://vinafix.vn

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
(Reserved)		
Size	Document Number	Rev
A3	S series Popeye & Pebble	SA
Date: Monday, March 12, 2012	Sheet 63 of 103	





## ACCELEROMETER



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

## ACCELEROMETER

Size  
A3

Document Number	
-----------------	--

### S series Popeye & Pebble

Rev	SA
-----	----

Date: Monday, March 12, 2012

Sheet 65 of 103

Sheet 65 of 103

**<http://vinafix.vn>**




(Blanking)

<Variant Name>			
緯創資通		Wistron Corporation 21F, 88 Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number		Rev SA
S series Popeye & Pebble			
Date:	Monday, March 12, 2012	Sheet 66 of	103




# HDD LED



<Variant Name>


<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LED Control</b>	
Size A3	Document Number
Date: Monday, March 12, 2012	Sheet 68 of 103
<b>S series Popeye &amp; Pebble</b>	
Rev SA	






vinafix

http://vinafix.vn

<Variant Name>			
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserved)</b>			
Size A3	Document Number		Rev SA
Date: Monday, March 12, 2012	Sheet	70 of	103

# 24 PIN LPC DEBUG CONN.

PLT\_RST# ???





(Blanking)

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet 72 of	103







vinafix

http://vinafix.vn

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RESERVED			
Size	Document Number	Rev	
A3	S series Popeye & Pebble	SA	
Date:	Monday, March 12, 2012	Sheet	74 of 103




vinafix

<http://vinafix.vn>

<Variant Name>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A3	Document Number		Rev SA
Date: Monday, March 12, 2012	Sheet	75 of	103

(Blanking)

<Variant Name>		A	
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size A3	Document Number	<b>S series Popeye &amp; Pebble</b>	Rev <b>SA</b>
Date: Monday, March 12, 2012	Sheet	76 of	103



vinafix

http://vinafix.vn

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
TPM			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet	77 of 103





(Blanking)


<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet 79 of	103











# Adaptor in to generate DCBATOUT



	KBC pin 120 BAT_GRNLED#	KBC pin 113 AMBER_BATLED#
Amber	High	Low
White	Low	High
LED OFF	Low	Low



## Power Button +Quick Lanch board



**For layout: G8201**  
**Under PWR1 and put on bottom side**








dGPU Power Pins	Voltage	In BACO Mode
DP[E]_P_VDD, PCIE_VDD, TSVDD, VDDR4, VDD_CT, DP[F]_P_VDD, DP[F]_VDD18, DP[F]_VDD, DP[D]_VDD, DP[D]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	ON
DP[F]_VDD10, DP[D]_VDD10, DPLL_VDDC, and SPV10	1.0V	ON
PCIE_VDDC	1.0V	ON
VDDR3, and A2VDD	3.3V	ON
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	ON (Same as PCIE_VDDC)
VDDR1	1.8V/1.5V	OFF
VDDC/VDDCI	0.85-1.15V	OFF


For DDR3/GDDR5, MVDDQ = 1.5V

(1.5V@1500mA VDDR1)



120R @ 300mA

(1.8V@219mA VDD\_CT)



17mA

60mA

170mA

VGA\_VDDR3

VGA\_VDDR4

VGA\_VDDR5

VGA\_VDDR6

VGA\_VDDR7

VGA\_VDDR8

VGA\_VDDR9

VGA\_VDDR10

VGA\_VDDR11

VGA\_VDDR12

VGA\_VDDR13

VGA\_VDDR14

VGA\_VDDR15

VGA\_VDDR16

VGA\_VDDR17

VGA\_VDDR18

VGA\_VDDR19

VGA\_VDDR20

VGA\_VDDR21

VGA\_VDDR22

VGA\_VDDR23

VGA\_VDDR24

VGA\_VDDR25

VGA\_VDDR26

VGA\_VDDR27

VGA\_VDDR28

VGA\_VDDR29

VGA\_VDDR30

VGA\_VDDR31

VGA\_VDDR32

VGA\_VDDR33

VGA\_VDDR34

VGA\_VDDR35

VGA\_VDDR36

VGA\_VDDR37

VGA\_VDDR38

VGA\_VDDR39

VGA\_VDDR40

VGA\_VDDR41

VGA\_VDDR42

VGA\_VDDR43

VGA\_VDDR44

VGA\_VDDR45

VGA\_VDDR46

VGA\_VDDR47

VGA\_VDDR48

VGA\_VDDR49

VGA\_VDDR50

VGA\_VDDR51

VGA\_VDDR52

VGA\_VDDR53

VGA\_VDDR54

VGA\_VDDR55

VGA\_VDDR56

VGA\_VDDR57

VGA\_VDDR58

VGA\_VDDR59

VGA\_VDDR60

VGA\_VDDR61

VGA\_VDDR62

VGA\_VDDR63

VGA\_VDDR64

VGA\_VDDR65

VGA\_VDDR66

VGA\_VDDR67

VGA\_VDDR68

VGA\_VDDR69

VGA\_VDDR70

VGA\_VDDR71

VGA\_VDDR72

VGA\_VDDR73

VGA\_VDDR74

VGA\_VDDR75

VGA\_VDDR76

VGA\_VDDR77

VGA\_VDDR78

VGA\_VDDR79

VGA\_VDDR80

VGA\_VDDR81

VGA\_VDDR82

VGA\_VDDR83

VGA\_VDDR84

VGA\_VDDR85

VGA\_VDDR86

VGA\_VDDR87

VGA\_VDDR88

VGA\_VDDR89

VGA\_VDDR90

VGA\_VDDR91

VGA\_VDDR92

VGA\_VDDR93

VGA\_VDDR94

VGA\_VDDR95




VGA\_VDDR96

VGA\_VDDR97


VGA\_VDDR98

VGA\_VDDR99


VGA\_VDDR100



















<Variant Name>		<b>緯創資通</b> <b>Wistron Corporation</b> 21F, BR. Sac.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU DPPWR/GND(55)</b>			
Size	Document Number		Rev S
Customer	<b>S series Popeye &amp; Pebble</b>		
Date:	Monday, March 12, 2012	Sheet 87 of	103












## +VGA CORE

VDDC/VDDCI SCALING		
GPIO_15_PWRCNTL_0	GPIO_20_PWRCNTL_1	VDDC/VDDCI
PWRCNTL_0	PWRCNTL_1	
0	0	1.0000
1	0	0.9000



<Variant Names>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**UP1527\_VGACORE**

Size

	Document Number
--	-----------------

### S series Popeye & Pebble

Date \_\_\_\_\_

Monday March 12 2012

Sheet

92 of 103


Rev

Rev  
C

103

3D3V\_VGA\_S0 > VGA\_CORE > 1V\_VGA\_S0 > 1D5V\_VGA\_S0 > 1D8V\_VGA\_S0

vinafix.vn




### 5.3 Power-Up/Down Sequence

Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD\_CT have ramped up.
- VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

1D5V\_VGA\_S0



<http://vinafix.vn>



(Blanking)

<Variant Name>			
		緯創資通	Wistron Corporation
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			Reserved
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet	94 of 103



(Blanking)

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet	95 of 103



(Blanking)

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	S series Popeye & Pebble		SA
Date:	Monday, March 12, 2012	Sheet	96 of 103








vinafix

http://vinafix.vn


<Variant Name>			
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Change History</b>			
Size A3	Document Number	S series Popeye & Pebble	Rev SA
Date: Monday, March 12, 2012	Sheet 98	of	103

# AMD Power Sequence


## Power on Sequence required:

- HUDSON-M3
1. +3.3V\_ALW ramp before +1.1V\_ALW
  2. +3.3V\_RUN ramp before +1.1V\_RUN
  3. +3.3V\_LDO/ALW\_R ramping down time > 300us
  4. 50us <= At power rails except +3.3V\_LDO/ALW\_R <= 40ms
  5. 100us <= +3.3V\_LDO/ALW\_R <= 40ms

- APU
1. GROUP A(VDDIO\_VDDA) ramp before GROUP B (VDD\_RUN, VDDNB\_RUN, VDDP, VDDR)




## THAMES-M2 XT Power-Up/Down Sequence




For power-down, reversing the ramp-up sequence is recommended.

<http://vinafix.vn>


**<http://vinafix.vn>**




## FCH SMBus Block Diagram




## KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



**<http://vinafix.vn>**